Abstract. By measuring transfer characterises before and after a given number of specific pulse cycles applied on the gate electrode for AlGaN/GaN MIS-HEMTs, the threshold voltage (Vth) instability is investigated. Furthermore, by measuring the change in transient gate capacitance (ΔC) under different pulses, the effect of applied gate pulse on interface traps in AlGaN/GaN MIS-HEMTs is studied. These gate pulse induced states are believed to be responsible for the Vth instability in AlGaN/GaN MIS-HEMTs.
Introduction
AlGaN/GaN MIS-HEMTs, due to its good performance such as high efficiency, high switching speed, and high breakdown voltage, are considered as a promising candidate for next generation power switching circuits [1] . However, the reliability of MIS-HEMTs limits these devices to be commercialized [2] . The main degradation mechanisms such as the current collapse, the permanent increased leakage current, and the instable threshold voltage, are considered to associate with the trapping effect for AlGaN/GaN MIS-HEMTs [2] [3] [4] [5] [6] . Deep level Transient Spectroscopy (DLTS) is used to analyse the deep level defects in AlGaN/GaN MIS-HEMTs [7] [8] [9] [10] . However, for a DLTS test, a well-controlled temperature cabinet with a wide temperature scope (dozens of K to hundreds of K) is required.
In this work, via changing the gate pulse height or base voltage in the transient capacitance measurement, threshold voltage (V th ) instability induced by pulse cycles applied on the gate is studied. Inspired by the mechanism of DLTS, a special transient capacitance measurement is used to study the trap behaviours induced by the gate pulse at room temperature. Based on these measurement results, the interface traps induced by the gate pulses are believed to associate with the V th instability in AlGaN/GaN MIS-HEMTs.
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International Conference on Advanced Electronic Science and Technology (AEST 2016) Fig.1 shows a schematic of the AlGaN/GaN MIS-HEMT fabricated in this work. A 3.8 μm thick unintentionally doped GaN layer followed by a 22 nm Al 0.22 Ga 0.78 N barrier are grown on Si substrate using metal-organic chemical vapour deposition (MOCVD). 35 nm SiNx is deposited as a gate dielectric using low pressure chemical vapour deposition (LPCVD). The gate-drain spacing (L GD ) is 10 μm, and the gate-source spacing (L GS ) is 2 μm. TiN/Ti/Al/Ti stack is used as Ohmic and Schottky contact in this deivce. The V th of testing device is about -6.5 V. Fig.2 depicts the threshold voltage instability test. Specific pulse cycles are applied on the gate electrode, and the drain is connected to the source. The period of the applied pulse cycles is 30 ms, and the pulse width is 5 ms. In this test, all measurements are conducted in the dark environment since light irradiation could affect the trap behaviour.
Fabrication of AlGaN/GaN MIS-HEMTs

Threshold voltage instability test
V th shift and light recovery test
Firstly, a given format of gate pulse stress is applied on the gate for one hour continuously. The base voltage (V base ) is 0 V, and peak voltage (V peak ) of the pulse is set as 7 V. The change in threshold voltage of MIS-HEMT is monitored by measuring the transfer characteristics. Further, the MIS-HEMT is also illuminated by the lab light to observe the V th recovery. 
Impact of pulse height on V th shift
Via changing the height of gate pulse cycles, the impact of pulse height on V th shift is studied. In the first set of this experiment, three pulse cycles with different pulse height are applied on the gate of three MIS-HEMTs for 30 s respectively. These three MIS-HEMTs own the same fresh transfer characteristic. The V base of three pulse cycles is set as 0 V, and the V peak is 3 V, 5 V, and 7 V, respectively. Then after 30 s pulse cycles, the transfer characteristic of three MIS-HEMTs is measured. In the second set of the experiment, three pulse cycles with same pulse height (7 V) but different base voltage are applied to three fresh HEMTs. The V base of three cycles is set as -7 V, -3.5 V, and 0 V, respectively. To maintain the height of three different pulses as 7 V, the V peak is then set as 0 V, 3.5 V, and 7 V, respectively.
Transient capacitance measurement
In order to evaluate the effect of the base voltage and the peak voltage on the trap behaviours in the MIS-HEMT, a series of ΔC with different input pulses at room temperature is measured. The period and duration of all applied gate pulses are set as 30 ms and 5 ms respectively. Firstly, V base is fixed to -4 V, and V peak is changed from 1 V to 7 V. Then, V peak is fixed to be 3 V, and V base is changed from 1 V to 7 V. A Keithley 590 fast C-V analyser is used to measure the change in transient capacitance. By calculating the capacitance variance (ΔC), a ΔC~t curve can be extracted.
Results and discussions
The result of V th shift induced by gate pulse cycles with light irradiation recovery is summarized in Fig.3 . With the applying of the gate pulse, V th of the MIS-HEMT is shifted to the positive direction. In addition, V th increases fast at the early stage of the stress, then its variation slows down gradually after 10 min. Light irradiation could significantly recover the V th variation. The result is in agreement with literature [11] [12] [13] . Based on these reports, the V th degradation is correlated with interface traps. The impact of pulse height on V th shift is depicted in Fig.4 . In Fig.4 (a) , with the height of applied pulse increasing, the V th shift is increased. On the other hand, with the same gate pulse height, the V th shift is also dependent on V base as shown in Fig.4 (b) : the increase of V base leads to larger V th shift. The change in transient gate capacitance induced by the same gate pulse cycle (V base =-4 V, V peak =3 V) for three periods is shown in Fig.5 (a) . By calculating the average of capacitance variance (ΔC) of three periods, a ΔC~t curve can be extracted as shown in Fig. 5(b) . Via the similar data treatment, the ΔC~t curves under various gate pulses are summarized in Fig.6 . In Fig.6 (a) , V base is fixed as -4 V, and V peak is changed from 1 V to 7 V. From the figure, it can be observed that ΔC increases with V peak at beginning and then drops down when V peak is higher than 3V. It is interesting to note that when V peak is larger than 5 V, ΔC becomes negative and is reduced dramatically. Then, the V peak is fixed as 3 V, and V base is changed from 1 V to 7 V. The corresponding ΔC~t curves are shown in Fig.6 (b) . It is observed that with the decrease of V base , ΔC increases firstly and then drops down after V base = -3 V. However, in contrast with the extracted curves shown in Fig.6  (a) , the ΔC approaches zero rather than a negative value with further decrease of V base .
It is believed that the trend of ΔC under different conditions can be correlated with the trap behaviours in AlGaN/GaN HEMTs. When the pulse is relatively small (for example, V peak is set to be only 1 V in Fig.6 (a) ), the pulse cannot attract enough free electrons to fill up the deep level traps in the AlGaN of MIS-HEMT, as in Fig.7 (a) . With the pulse height increasing (as well as V peak increases), more free electrons can fill up the traps during the pulse, and thus to be emitted at the steady state, as in Fig.7 (b) . Therefore, ΔC starts to increase (e.g. from V peak = 1 V to V peak = 3 V). However, with the further increase of the gate pulse, the pre-existing electron traps in SiN X bulk layer or at SiN X /AlGaN interface are believed to be activitied, and hence to counter-balance the free electron emission in AlGaN barrier, as in Fig.7 (c) . Thus, the ΔC variation becomes smaller (e.g. V peak = 5 V). To the end, with the gate pulse further increasing (when V peak is set as 6 V or 7 V), the effect becomes more significant, and leads to negative ΔC. By the same token, the negative base voltage is believed to suppresses trapping of electron interface traps and cause de-trapping of negative charged states, as in Fig.7 (d) . Therefore, ΔC approaches zero rather than a negative value with further decrease of V base . Based on these observations, the trap behaviours induced by gate pulse are believed to associate with the positive shift of V th in the above experiments. A high gate pulse could induce trapping of electron traps in the SiN X layer or at SiN X /AlGaN interface. In addition, the trapping of electron traps induces some negative charged states in the SiN X later or at SiN X /AlGaN interface. Because of the negative charged states, the V th of the AlGaN/GaN MIS-HEMT after the gate pulse stress is shifted to the positive direction, as shown in Fig.3 . Since the density of negative charged states approaches to a saturation value after 10 min, the change of V th also slows down and becomes insignificant. In addition, with the height increasing, more negative charged states could be produced, leading to an increase of V th shift as in Fig.4 (a) . On the other hand, since negative reverse voltage could suppress the trapping of electrons, the V th shift becomes insignificant with base voltage decreasing, as in Fig.4 (b).
Conclusion
In conclusion, the effects of gate pulse on ΔC and its implication on trap behaviours in AlGaN/GaN MIS-HEMTs are investigated. Furthermore, the relationship of gate pulse induced trap behaviours and threshold voltage instability of MIS-HEMTs is studied.
